

# Low-Frequency-Noise Spectroscopy of SIMOX and Bonded SOI Wafers

Vadim A. Kushner, *Student Member, IEEE*, Kihoon Park, Dieter K. Schroder, *Life Fellow, IEEE*, and Trevor J. Thornton, *Member, IEEE*

**Abstract**—Pseudo-MOSFET structures with metal source, drain, and guard electrodes are used to measure the low-frequency-noise characteristics of Separation by IMplantation of OXYgen (SIMOX) and bonded silicon-on-insulator (SOI) wafers. The noise power spectra in the devices made from bonded SOI wafers are almost an order of magnitude lower than those made from SIMOX wafers. This is attributed to the lower interface trap density in the bonded wafers, which is extracted using the unified correlated model. The proposed method can be used to determine the  $1/f$  noise characteristics of SOI wafers prior to circuit fabrication.

**Index Terms**—Buried-oxide (BOX) traps, low-frequency noise (LFN), pseudo-MOSFET, silicon-on-insulator (SOI).

## I. INTRODUCTION

SILICON-ON-INSULATOR (SOI) substrates allow faster CMOS circuits to be manufactured in smaller areas with fewer fabrication steps compared to similarly scaled technologies based on bulk substrates [1]. However, the semiconductor industry still favors bulk wafers due to their lower price, easier heat management, and lower defect densities [2]. The defects in SOI wafers at the interface between the silicon channel and the buried-oxide (BOX) layer are particularly important because they may cause excessive low-frequency noise (LFN) in MOSFETs when compared to similar devices on bulk substrate [3]. Usually, the LFN overshoot is only discovered after the manufacturing process is completed.

It would be useful to have a method for measuring the LFN in SOI wafers, which does not require a significant amount of device processing. The pseudo MOSFET is of particular interest in this regard because it allows the dc parameters of the SOI substrate to be measured using a pair of probes placed on the surface of the wafer as the source and drain contacts, whereas the substrate and the BOX form the MOS gate. In one configuration, the drain-current in the pseudo MOSFET flows between sharp-metal probes that behave as point-contact electrodes [4], [5]. Alternatively, liquid-mercury contacts can

be used to form low-resistance Schottky contacts to the SOI surface layer [6], [7]. In both cases, it is important to consider the properties of the electrodes and the influence they have on the measurements. For the case of point-contact electrodes, the current is largely controlled by the force applied to the probes, and the current flow path and contact area are not well defined. For the mercury electrodes, the contact area is known, but the current is susceptible to variations in the Schottky-barrier height between the mercury and the silicon. The combination of poor reproducibility and time-varying currents has made it difficult to use pseudo-MOSFET structures for LFN measurements.

We have demonstrated in [8] that by combining metal contacts deposited permanently on the silicon surface with the pseudo-MOSFET approach, it is possible to achieve the long-term current stability and reproducibility required for LFN measurements. Although the permanent contacts to the pseudo MOSFETs require metal deposition and an etch step for device isolation, the processing is quite minimal. In [8], we used permanent-contact pseudo MOSFETs with a ground-signal-ground (GSG) geometry and were able to measure the noise power spectrum of Separation by IMplantation of OXYgen (SIMOX) SOI wafers and to extract the interface trap densities. Here, we extend the work by comparing the LFN in bonded and SIMOX SOI wafers biased into accumulation. For currents less than  $\sim 10 \mu\text{A}$ , the noise power spectra are dominated by the hole conduction in the long-channel MOSFET. In this regime, the noise power spectra in the bonded wafer are approximately an order of magnitude lower than that of the SIMOX substrates.

## II. FABRICATION OF THE PERMANENT-CONTACT PSEUDO MOSFETS

In our previous work, the permanent contacts of the pseudo MOSFETs employed a GSG geometry that is commonly used for RF measurements [9]. Here, we have adopted a circular geometry of concentric rings (Fig. 1) which have a number of advantages. For the GSG contacts, some fraction of the current flows at the edges of the etched SOI island that is used to confine the current flow. The LFN measurements therefore include any noise associated with the edges of the device that may not be characteristic of the SOI wafer itself. The edge conduction may also limit the OFF-state current, thereby reducing the current range over which LFN measurements can be made. With the ring geometry of Fig. 1, the current flows from the source electrode to the central drain contact and never sees the edges of the device. The guard ring shown in Fig. 1 is expected

Manuscript received June 5, 2007; revised September 4, 2007. The review of this paper was arranged by Editor M. J. Deen.

V. A. Kushner is with the SMARTMOS Technology Center, Freescale Semiconductor, Inc., Tempe, AZ 85284 USA.

K. Park is with the School of Materials, Arizona State University, Tempe, AZ 85287 USA.

D. K. Schroder and T. J. Thornton are with the Department of Electrical Engineering and the Center for Solid State Electronics Research, Arizona State University, Tempe, AZ 85287 USA (e-mail: t.thornton@asu.edu).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2007.908894




Fig. 1. (a) Top view of the circular MOSFET. (b) Circular MOSFET cross section through the dashed line in (a).

TABLE I  
COMPARISON OF THE RESULTS FOR SIMOX AND BONDED SOI WAFERS

Parameter	SIMOX	Bonded SOI
$t_{Si}$ , nm	190	200
$t_{BOX}$ , nm	370	400
$N_A$ , $\text{cm}^{-3}$	$5 \times 10^{14}$	$5 \times 10^{14}$
$S_{V_g}(f)$ fitting curve	$7.1 \times 10^{-8}/f$	$1.5 \times 10^{-9}/f$
$N_T(E_{Fp})$ , $\text{cm}^{-3} \text{eV}^{-1}$	$2.1 \times 10^{18}$	$2.6 \times 10^{17}$

to reduce stray noise coupling in much the same way that the ground cage of the GSG contact does as discussed in [11].

The fabrication of the permanent contacts is straightforward and begins with p-type bonded and SIMOX SOI wafers, with the specifications given in Table I. Although this paper focuses on p-type substrates, we see no reason why a similar approach could not be applied to n-type SOI wafers. The first step in the processing was to etch down to the BOX layer with reactive-ion etching to create islands in the active silicon layer. The etch consisted of  $\text{SF}_6$  at a pressure of  $4 \times 10^{-4}$  mbar for approximately 2.5 min to give a measured etch depth of 200 nm, i.e., the etch terminated at the BOX layer to ensure complete device isolation. Because the current flows between the concentric source and drain contacts, the device isolation etch step could be omitted. Next, an aluminum film 100 nm thick was deposited by electron-beam evaporation and lift-off to create the pattern shown in Fig. 1(a). Finally, a low-temperature anneal in forming gas (450 °C, 30 min) was used to form good Al/Si contacts.




Fig. 2. Circular pseudo-MOSFET drain-current versus gate voltage for devices on SIMOX and bonded SOI wafers at  $V_D = -1$  V.

Electrical measurements of the permanent-contact pseudo MOSFETs were performed with a probe station by applying probe needles to the aluminum contacts rather than to the silicon surface itself. Very reproducible  $I_D$ - $V_G$  curves were obtained, and Fig. 2 shows an example from a device with a drain contact of radius 50  $\mu\text{m}$  and a source contact with an internal diameter of 120  $\mu\text{m}$ . The SIMOX pseudo MOSFETs are more easily biased into accumulation than those on the bonded substrate and therefore have higher drain-currents at a given substrate voltage. This is in part due to the thinner BOX layer (370 nm for SIMOX and 400 nm for the bonded SOI wafers), although differences in the background doping concentration and oxide charges will contribute as well. The  $I_D$ - $V_G$  curve of the bonded device showed a clearly visible kink at a gate voltage of approximately  $-5$  V (Fig. 2). Kinks such as this are often observed in pseudo MOSFETs [10] and are caused by the change in the BOX capacitance when the depleted region on the substrate side of SOI vanishes over a small range of the gate voltage. This effect is more pronounced for bonded pseudo MOSFETs due to the sharper BOX/substrate interface.

In Fig. 3, we show the transconductance  $g_m$  as a function of drain-current for both the bonded and SOI pseudo MOSFETs. At lower drain-currents, the transconductance of the bonded pseudo MOSFETs is higher than that of the SIMOX devices. At currents higher than 100 nA, the transconductance of the SIMOX pseudo MOSFETs exceeds that of the bonded device up to the point of the kink, above which the  $g_m$  values of both devices are similar. The measured  $g_m$  shown in Fig. 3 is used to extract the gate-referred noise power spectrum as described below.

### III. MEASUREMENT OF THE DRAIN-CURRENT NOISE SPECTRAL DENSITY

The low-frequency drain-current noise spectral densities ( $S_{I_d}$ ) of the permanent-contact pseudo MOSFETs were measured using the method developed by Blaum *et al.* [11] and described in detail in [8]. For the SIMOX devices,  $S_{I_d}$  follows an approximately  $1/f$  behavior for currents in the range of 0.1–20  $\mu\text{A}$ . At high currents, the slopes are steeper than  $1/f$




Fig. 3. Circular pseudo-MOSFET transconductance as a function of drain-current for devices on SIMOX and bonded SOI wafers at  $V_D = -1$  V.




Fig. 4.  $S_{Id}$  versus frequency at  $V_D = -1$  V for the SIMOX circular pseudo MOSFET.

(Fig. 4). Similarly, the pseudo MOSFETs on the bonded wafer have  $1/f$  behavior at lower currents with steeper slopes when biased above  $10 \mu\text{A}$  (Fig. 5). Usually, a  $1/f$  slope suggests a uniform trap distribution in the BOX layer at a given energy level [12]. Steeper slopes can be explained by a nonuniform distribution of traps in the BOX layer at higher energies [13].

The noise power spectral density at a frequency of 1 Hz is shown in Fig. 6 for both devices as a function of drain-current. The devices show similar trends, with  $S_{Id}$  being proportional to  $I_D^2$  for currents above  $\sim 5 \mu\text{A}$  corresponding to accumulation of the active Si/BOX interface (Fig. 3). This  $S_{Id} \propto I_D^2$  is consistent with the LFN behavior of bulk MOSFETs [12], [13]. However, the slopes of  $S_{Id}$  are proportional to  $I_D^{1.5}$  for  $I_D < 5 \mu\text{A}$  for which both devices are expected to be biased into the volume conduction regime. These lower slopes can be explained by the reduced influence of the BOX traps on the active carriers at lower absolute gate voltages. Notably, the values of  $S_{Id}$  for the bonded circular pseudo MOSFET are approximately an order of magnitude lower than for the SIMOX device (Fig. 6), which suggests lower trap densities in the BOX of the bonded SOI wafer compared with the SIMOX wafer. The trap densities are extracted from the gate-referred noise power spectrum as described in Section IV.




Fig. 5.  $S_{Id}$  versus frequency at  $V_D = -1$  V for the bonded circular pseudo MOSFET.




Fig. 6.  $S_{Id}$  versus  $I_D$  at  $f = 1$  Hz for the SIMOX and bonded circular pseudo MOSFETs.

#### IV. GATE-REFERRED VOLTAGE-NOISE SPECTRAL-DENSITY CALCULATIONS AND ANALYSIS

The gate-referred voltage-noise power spectrum  $S_{Vg}$  is determined from  $S_{Id}$  and the circular pseudo-MOSFET transconductance  $g_m$  [13] (Fig. 3) using the relation  $S_{Vg} = S_{Id}/g_m^2$ . For the case of the SIMOX pseudo MOSFET, the  $S_{Vg}$  curves are closely grouped together (Fig. 7) which is similar to the behavior of  $S_{Vg}$  in long-channel MOSFETs with bulk silicon substrates [12], [13]. For the bonded pseudo MOSFET, the  $S_{Vg}$  versus frequency data are clustered into two groups: one for currents below  $10 \mu\text{A}$  that follow a  $1/f$  behavior, and another cluster for higher currents with a steeper slope. As with the  $S_{Id}$  data for the bonded pseudo MOSFETs (Fig. 5), the cluster of data in Fig. 8 with the steeper than  $1/f$  slope is believed to be due to a nonuniform distribution of traps in the BOX layer at higher energies and/or possibly the Schottky contacts dominating the LFN  $S_{Vg}$  spectra.

When biased into accumulation, the  $S_{Vg} \propto 1/f$  LFN behavior can be explained by the unified correlated model [14] where the carrier number and mobility fluctuations are taken into account in a correlated fashion

$$S_{Vg}(f) = \frac{kTq^2}{\gamma f W L C_{\text{BOX}}^2} (1 + \alpha \mu_{\text{eff}} N)^2 N_T(E_F). \quad (1)$$

In (1),  $\gamma$  is the attenuation coefficient,  $\mu_{\text{eff}}$  is the effective carrier mobility,  $\alpha$  is the coulombic scattering parameter,  $N$  is the




Fig. 7.  $S_{Vg}$  versus frequency at  $V_D = -1$  V for the SIMOX circular pseudo MOSFET. The thick black line and the formula show the approximation of curves in accumulation.




Fig. 8.  $S_{Vg}$  versus frequency at  $V_D = -1$  V for the bonded circular pseudo MOSFET. The thick black line and the formula show the approximation of curves in accumulation.

number of channel carriers per unit area,  $C_{BOX}$  is the BOX capacitance per unit area,  $WL$  is the gate area, and  $N_T(E_F)$  is the oxide-trap density (per cubic centimeter per electron volt) [14]. The data in Figs. 7 and 8 have been fitted to an equation of the form  $S_{Vg} = C/f$ , where  $C$  is the amplitude of the flicker noise at 1 Hz. The fit was applied to the  $S_{Vg}$  data measured at  $I_D = 10 \mu A$ . This particular bias current was chosen because it is high enough to ensure that the device is in accumulation but lower than the value at which the LFN shows steeper than  $1/f$  behavior. The resulting fits are shown as solid lines in Figs. 7 and 8 and broadly reflect the behavior of  $S_{Vg}$  for both the SIMOX and bonded wafers over a wide range of currents.

The BOX capacitance  $C_{BOX} = \epsilon_{SiO_2} \epsilon_0 / T_{BOX}$  and the channel carrier density  $N = C_{BOX}(V_{gs} - V_{th})/q$  are found from the dimensions and biasing conditions of the permanent-contact pseudo MOSFETs. The calculation procedures and physical meaning of the attenuation coefficient  $\gamma$  and the coulombic scattering parameter  $\alpha$  are described in [15]. Published data are used for the effective carrier mobility  $\mu_{eff}$  [16]. Depending on the device and the biasing conditions, the  $\alpha\mu_{eff}N$  product varies from  $\sim 0.09$  to  $\sim 0.21$ . Thus, in all cases, we have to account not only for the random fluctuation of carrier density but also for the correlated mobility fluctuation. The interface

and border trap density at the quasi-Fermi level  $N_T(E_{FP})$  is extracted as  $N_T(E_{FP}) = 2.1 \times 10^{18} \text{ cm}^{-3} \cdot \text{eV}^{-1}$  for the SIMOX devices and  $2.6 \times 10^{17} \text{ cm}^{-3} \cdot \text{eV}^{-1}$  for the bonded circular pseudo MOSFETs. The  $N_T(E_{FP})$  values are higher than for a usual MOSFET gate oxide, which are typically  $1 \times 10^{17} \text{ cm}^{-3} \cdot \text{eV}^{-1}$  [17].

## V. CONCLUSION

LFN is measured on SIMOX and bonded SOI wafers by the pseudo-MOSFET method using evaporated metal contacts. This device yields very useful results with minimal fabrication. Trap densities have been extracted for the bonded and SIMOX wafers with SOI layers of  $\sim 200$  nm thick, typical of those used for partially depleted (PD) SOI CMOS technologies. We find higher noise on SIMOX wafers due to higher BOX bulk and interface trap densities. The higher trap densities may be due to the fact that the SIMOX wafers are from an older technology than the bonded wafers and may not reflect the quality of newer SIMOX wafers. The results of LFN spectroscopy of the SIMOX and bonded SOI wafers are summarized in Table I. The proposed method can be used to study the influence of radiation and a variety of treatments on PD SOI wafers and for research of Schottky-barrier MOSFETs [18]. For substrates in which the silicon channel is thinner than the depletion region, as in fully depleted SOI CMOS, the influence of traps in the native oxide on the surface of the wafer [15] will need to be taken into account.

## REFERENCES

- [1] A. Marshal, *SOI Design: Analog, Memory, and Digital Technologies*. Norwell, MA: Kluwer, 2001. 18.
- [2] K. Bernstein, *SOI Circuit Design Concepts*. Norwell, MA: Kluwer, 2000, pp. 14–18.
- [3] E. Simoen and C. Claeys, “The low-frequency noise behavior of silicon-on-insulator technologies,” *Solid State Electron.*, vol. 39, no. 7, pp. 949–960, 1996.
- [4] S. Cristoloveanu, D. Munteanu, and M. S. T. Liu, “A review of the pseudo-MOS transistor in SOI wafers: Operation, parameter extraction, and applications,” *IEEE Trans. Electron Devices*, vol. 47, no. 5, pp. 1018–1027, May 2000.
- [5] S. G. Kang and D. K. Schroder, “SOI bulk and surface generation properties measured with the pseudo-MOSFET,” *IEEE Trans. Electron Devices*, vol. 49, no. 10, pp. 1742–1747, Oct. 2002.
- [6] H. J. Hovel, “Si film electrical characterization in SOI substrates by the HgFET technique,” *Solid State Electron.*, vol. 47, no. 8, pp. 1311–1333, Aug. 2003.
- [7] J. Y. Choi, S. Ahmed, T. Dimitrova, J. T. C. Chen, and D. K. Schroder, “The role of the mercury–Si Schottky-barrier height in  $\Psi$ -MOSFETs,” *IEEE Trans. Electron Devices*, vol. 51, no. 7, pp. 1164–1168, Jul. 2004.
- [8] V. A. Kushner, J. Yang, J. Y. Choi, T. J. Thornton, and D. K. Schroder, “SOI low frequency noise and interface trap density measurements with the pseudo MOSFET,” *Electrochem. Soc. Trans.*, vol. 2, no. 2, pp. 491–502, 2006.
- [9] F. Sischka, *Linear Vector Network Analyzer (VNA) Measurements*, 2002. [Online]. Available: <http://eesof.tm.agilent.com/docs/iccap2002/MDLGBOOK/1MEASUREMENTS/3VNA/1MEAS/1NWAMEAS.pdf>
- [10] D. Munteanu, S. Cristoloveanu, and E. Guichard, “Numerical simulation of the pseudo-MOSFET characterization technique,” *Solid State Electron.*, vol. 43, no. 3, pp. 547–554, Mar. 1999.
- [11] A. Blaum, O. Pilloud, G. Scalea, J. Victory, and F. Sischka, “A new robust on-wafer  $1/f$  noise measurement and characterization system,” in *Proc. IEEE Int. Conf. Microelectron. Test Struct.*, 2001, vol. 14, pp. 125–130.
- [12] S. Christensson, I. Lundstrom, and C. Svensson, “Low frequency noise in MOS transistors—I. Theory,” *Solid State Electron.*, vol. 11, no. 9, pp. 797–812, Sep. 1968.

- [13] A. van der Ziel, *Noise in Solid State Devices and Circuits*. New York: Wiley, 1986.
- [14] K. K. Hung, P. K. Ko, C. Hu, and Y. C. Cheng, "A unified model for the flicker noise in metal-oxide-semiconductor field-effect transistors," *IEEE Trans. Electron Devices*, vol. 37, no. 3, pp. 654-665, Mar. 1990.
- [15] A. K. M. Ahsan and D. K. Schroder, "Impact of channel carrier displacement and barrier height lowering on the low-frequency noise characteristics of surface-channel n-MOSFETs," *Solid State Electron.*, vol. 49, no. 4, pp. 654-662, Apr. 2005.
- [16] F. Allibert, T. Ernst, J. Pretet, N. Hefyene, C. Perret, A. Zaslavsky, and S. Cristoloveanu, "From SOI materials to innovative devices," *Solid State Electron.*, vol. 45, no. 4, pp. 559-566, Apr. 2001.
- [17] S. Haendler, J. Jomaah, G. Ghibaudo, and F. Balestra, "Improved analysis of low frequency noise in dynamic threshold MOS/SOI transistors," *Microelectron. Reliab.*, vol. 41, no. 6, pp. 855-860, Jun. 2001.
- [18] L. E. Calvet, H. Luebben, M. A. Reed, C. Wang, J. P. Snyder, and J. R. Tucker, "Subthreshold and scaling of PtSi Schottky barrier MOSFETs," *Superlattices Microstruct.*, vol. 28, no. 5/6, pp. 501-506, 2000.




**Dieter K. Schroder** (S'61-M'67-SM'78-F'86-LF'01) received the B.S. and M.S. degrees from McGill University, Montreal, QC, Canada, and the Ph.D. degree from the University of Illinois at Urbana-Champaign, Urbana.

He joined the Westinghouse Research Laboratory in 1968, where he was engaged in research on various aspects of semiconductor devices, including MOS devices, imaging arrays, power devices, and magnetostatic waves. He spent a year at the Institute of Applied Solid State Physics in Germany during 1978. Since 1981, he has been with the Center for Solid State Electronics Research, Arizona State University, Tempe. His current interests include semiconductor materials and devices, characterization, low-power electronics, and defects in semiconductors. He has written two books entitled *Advanced MOS Devices* and *Semiconductor Material and Device Characterization* and has published over 160 papers, has supervised 95 graduate students, and is the holder of five patents.



**Vadim A. Kushner** (S'03) received the M.S.E. and Ph.D. degrees in electrical engineering from Arizona State University, Tempe, in 2004 and 2007, respectively.

Currently, he is with the SMARTMOS Technology Center, Freescale Semiconductor, Inc., Tempe, AZ. His research interests are in the low-frequency-noise measurements and simulations of micropower devices in harsh conditions.



**Kihoon Park** received the B.S. degree in materials engineering from Gyeongsang National University, Jinju, Korea, in 2001, and the M.S. degree in materials engineering from Hanyang University, Seoul, Korea, in 2003. He is currently working toward the Ph.D. degree in the School of Materials, Arizona State University, Tempe.

His current research areas include electrical characterization of SOI and strained SOI (sSOI) wafers and strain relaxation of sSOI.



**Trevor J. Thornton** (M'99) received the B.A. and Ph.D. degrees in physics from the University of Cambridge, Cambridge, U.K.

After his postdoctoral research spells at the Cavendish Laboratory, Cambridge, and the Bellcore, Piscataway, NJ, he joined the Electrical Engineering Department, Imperial College, London, U.K. Since 1998, he has been a Professor with the Department of Electrical Engineering, Arizona State University (ASU), Tempe. He is currently the Director of the Center for Solid State Electronics Research, ASU.

His current research interests include micropower devices and circuits, short gate-length MOSFETs, and nano- and molecular electronics.