

resistance to increase until that area is depleted causing the voids to coalesce which causes the local temperature and current density to drop and consequently the resistance drops.

A critical film temperature $T_c = 254$ °C was identified at which the maximum height M of resistance transient reaches a peak value M_p as a function of current density. In addition, a new measurement technique of electromigration activation energy was also presented in this brief. It only requires measuring the height of the largest pulse detected during 160 s. This new technique does not require any averaging process. It uses only one sample for each activation energy and requires few minutes to obtain each data point.

ACKNOWLEDGMENT

The authors would like to thank Enterprise Florida Innovation Partnership and Harris Semiconductor.

REFERENCES

- [1] M. Celasco and F. Fiorillo, "Current noise measurements in continuous metal thin films," *Appl. Phys. Lett.*, vol. 26, no. 4, p. 211, 1975.
- [2] G. Bertotti, M. Celasco, F. Fiorillo, and P. Mazzetti, "Application of the current noise technique to the investigation on dislocations in metals during plastic deformation," *J. Appl. Phys.*, vol. 50, no. 11, p. 6948, 1979.
- [3] D. J. LaCombe and E. Parks, "A study of resistance variations during electromigration," in *Proc. 23rd IEEE Int. Rel. Phys. Symp.*, 1985, p. 74.
- [4] J. A. Maiz and B. Sabi, "Electromigration testing of Ti/Al-Si metallization for integrated circuits," in *Proc. 23rd IEEE Int. Rel. Phys. Symp.*, 1985, p. 145.
- [5] S. Shingubara, H. Kaneko, and M. Saitoh, "Electromigration-induced abrupt changes in electrical resistance associated with void dynamics in aluminum interconnections," *J. Appl. Phys.*, vol. 69, no. 1, p. 207, 1991.
- [6] C.-F. Hong, M. Togo, and K. Hoh, "Influence of grain boundary configuration in aluminum films on abrupt resistance changes during electromigration," *J. Appl. Phys.*, vol. 32, no. 2B, p. L247, 1993.
- [7] A. M. Yassine, T. M. Chen, and M. Bordelon, "1/f² noise and resistance transients in Al-based thin films," submitted for publication.
- [8] A. M. Yassine and T. M. Chen, "Electromigration noise measurements using a novel AC/DC noise measurement system," *IEEE Trans. Electron Devices*, vol. 44, p. 180, Jan. 1997.
- [9] J. Black, "Electromigration failure modes in aluminum metallizations for semiconductor devices," *Proc. IEEE*, vol. 57, p. 1587, 1969.
- [10] A. G. Sabnis, *VLSI Electronics Microstructure Science: VLSI Reliability*, vol. 22. New York: Academic, 1990.

A Simple Technique to Measure Generation Lifetime in Partially Depleted SOI MOSFET's

Hyungcheol Shin, M. Racanelli, W. M. Huang,
J. Foerstner, Seokjin Choi, and D. K. Schroder

Abstract—This brief presents a new, simple method of measuring the generation lifetime in silicon-on-insulator (SOI) MOSFET's. Lifetime is extracted from the transient characteristics of MOSFET subthreshold current. Using this technique, generation lifetime was mapped across finished Separation by IMplantation of OXYgen (SIMOX) wafers and Bonded and Etchedback SOI (BESOI) wafers. BESOI material evaluated in this study had about seven times longer effective generation lifetime than SIMOX material and both the SIMOX and the BESOI are shown to have a lifetime variation of $\pm 10\%$ across four inch wafers.

I. INTRODUCTION

Silicon-on-insulator (SOI) technology is becoming a promising candidate for future VLSI, as the quality of SOI material continues to improve. Carrier lifetime in SOI films is often used as a process-control measure because of its strong dependence on densities of crystal defects and heavy metal atoms. Carrier lifetime is also known to affect the performance of bipolar and CMOS devices. Several authors have reported generation lifetime measurement methods using SOI MOSFET's [1]–[6]. However, most of the techniques require complicated data analysis. The purpose of this paper is to propose a simple generation lifetime characterization method without numerical analysis.

II. ANALYSIS

A negative step voltage was applied to the gate of a partially depleted SOI MOSFET using HP4145B. The front gate voltage was stepped from 1.8 V (above threshold) to 0.4 V (subthreshold) with 0.1 V at the drain. Transient drain currents of MOSFET's are observed due to the floating-body nature of the device (Fig. 1) [7]–[10]. The drain current is suppressed immediately after the negative voltage step and it gradually increases to the steady state value with time. Since the negative voltage step makes the floating body potential negative during the transient, the body effect forces the "apparent" threshold voltage to increase, resulting in suppressed drain current. The drain current reaches the steady state value as the body potential relaxes back to zero as carriers are generated. The transient time T_0 , which is defined as the time for the drain current to reach 90% of its steady-state value, is about seven times larger for the device on BESOI wafers than on SIMOX wafers.

During this transient, carriers are generated to replenish the space-charge region between the steady-state width of $x_{d\infty}$ and the maximum space-charge region width of $x_{d\max}$. The time rate of change of the space-charge region width x_d is given by [11], [12]

$$-qN_a \frac{dx_d}{dt} = q \frac{n_i}{\tau} [x_d(t) - x_{d\infty}] + qn_i s \quad (1)$$

Manuscript received March 7, 1998; revised May 19, 1998. The review of this brief was arranged by Editor D. A. Antoniadis.

H. Shin and S. Choi are with the Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Taejeon 305-701, Korea (e-mail: shin@eekaist.ac.kr).

M. Racanelli, W. M. Huang, and J. Foerstner are with Advanced Custom Technologies, Motorola, Inc., Mesa, AZ 85202 USA.

D. K. Schroeder is with the Department of Electrical Engineering, Arizona State University, Tempe, AZ 85287 USA.

Publisher Item Identifier S 0018-9383(98)07845-9.




Fig. 1. Typical transient drain current characteristics for floating-body MOSFET's made on a SIMOX wafer and BESOI wafer. The drain current was normalized to the steady-state value of $I_{d\infty}$. T_0 (SIMOX) and T_0 (BESOI) represent the transient times of the MOSFET's on SIMOX wafer and BESOI wafer, respectively.




Fig. 2. Calculated transient drain current curves for various generation lifetimes. The measurement data for a SIMOX wafer are also shown. The measurement data match very well with the theoretical curve with $0.2 \mu\text{s}$ lifetime.

where N_a is the doping concentration, n_i is the intrinsic carrier concentration, τ is the effective generation lifetime, and s is the effective surface generation velocity. If we assume that the bulk generation in the space-charge region is dominant (it will be discussed later), (1) has the following solution:

$$x_d(t) = (x_{d\max} - x_{d\infty}) \exp\left(-\frac{n_i t}{N_a \tau_g}\right) + x_{d\infty}. \quad (2)$$

The subthreshold current is proportional to $\exp\left\{\frac{q[V_g - V_t(t)]}{\xi(t)kT}\right\}$ where $V_t(t)$ is the time-dependent "apparent" threshold voltage, $\xi(t) = 1 + \frac{C_{D(t)}}{C_{ox}}$ and $C_{D(t)}$ and C_{ox} are the space-charge region capacitance and gate oxide capacitance, respectively [13]. The transient drain current normalized to the steady state current $I_{d\infty}$ is represented by

$$\frac{I_d(t)}{I_{d\infty}} = \frac{\exp\left\{\frac{q[V_g - V_t(t)]}{\xi(t)kT}\right\}}{\exp\left\{\frac{q[V_g - V_{t\infty}]}{\xi kT}\right\}} \quad (3)$$

where ξ is the $\xi(t)$ at steady-state. During the transient, the change in $\xi(t)$ is calculated to be less than 5%, which is much smaller than the change in $V_g - V_t(t)$ (which is about 150%), and therefore $\xi(t)$ was assumed to be constant in the following analysis. Then (3) becomes

$$\frac{I_d(t)}{I_{d\infty}} = \exp\left\{\frac{q\gamma[\sqrt{2\Phi_f} - \sqrt{2\Phi_f - V_{BS}(t)}]}{\xi kT}\right\} \quad (4)$$

where γ is the body effect coefficient and $V_{BS}(t) = -\frac{qN_a}{2\epsilon_s} \{x_d(t)\}^2 - x_{d\infty}^2$. Fig. 2 shows the drain current calculated from (4) for different lifetimes. The measured current agrees well with the theoretical curve with $0.2 \mu\text{s}$ lifetime.

From (4) and (2), the relationship of τ_g to the transient time T_0 can be calculated:

$$\tau_g = \frac{\frac{n_i T_0}{N_a}}{\ln \left[\frac{x_{d\max} - x_{d\infty}}{\sqrt{x_{d\infty}^2 + \frac{2\epsilon_s}{qN_a} \{[\sqrt{2\Phi_f} + 0.1 \frac{\xi kT}{q}]^2 - 2\Phi_f\}} - x_{d\infty}} \right]}. \quad (5)$$

The above equation is derived for uniform body doping case. For nonuniform body doping, the N_a term in (1) is not a constant and therefore the rate of change in $x_d(t)$ and also the rate of change in $I_d(t)$ will depend on the doping profile inside the body, i.e., the rate of change in $I_d(t)$ is higher (lower) when the depletion edge during the transient is in the lower (higher) doping region.




Fig. 3. Generation lifetime mapping obtained by our technique on (a) finished SIMOX wafer and (b) BESOI wafer. The data were obtained from one device per die. The unit of the lifetime is microseconds.

For the device with 105 \AA gate oxide and $2.2 \times 10^{17}/\text{cm}^3$ body doping, (5) becomes

$$\tau_g = \frac{T_0}{45} \quad (6)$$

where the units of τ_g and T_0 are in microseconds and seconds, respectively.

III. RESULTS AND DISCUSSIONS

Equation (6) was used to characterize carrier generation in MOSFET's fabricated on different types of SOI substrates. Fig. 3 shows the measured lifetime across a SIMOX wafer and a BESOI wafer. A tight distribution of lifetimes across the wafer was observed. Since the two wafers were processed identically as part of a split lot, the difference in the lifetime comes from the quality difference of the initial SOI substrates.

We checked the validity of the earlier assumption that the generation in the gate space-charge region is dominant. The surface generation velocity was independently measured on gated-diode




Fig. 4. Current transient and (inset) numerical analysis obtained by the method described by [1].

structures. The extracted surface generation velocity was about 3 cm/s for both SIMOX and BESOI wafers. Therefore, the contribution from the surface generation in the lifetime extraction is very small and is negligible for SIMOX wafer [Fig. 3(a)]. The surface contribution is no longer negligible for material with longer lifetime such as the BESOI wafer [Fig. 3(b)] and in this case the extracted lifetime should be interpreted as effective lifetime determined from both the bulk and the surface components. A large device with $W/L = 1000 \mu\text{m}/2 \mu\text{m}$ was used in the lifetime measurement to minimize the contribution from the generation in device isolation edge and in the source/drain-to-body junction. Short channel devices may not be good test structures for generation lifetime measurement since the generation in the source/drain-to-body junction space charge regions will dominate over generation in the gate space charge region. Therefore, the results from such devices should be interpreted with care.

In order to verify this lifetime measurement method, the lifetime was also measured with another technique previously published [1]. Fig. 4 shows the current transient and numerical analysis results. The lifetime extracted from the slope of the line in Fig. 4 was $0.18 \mu\text{s}$, which is very close to the lifetime value of $0.20 \mu\text{s}$ obtained by our method. Since the front surface was inverted when we performed the technique of [1], the surface generation component was suppressed. The fact that the extracted lifetimes from the two techniques are almost the same even though the surface is depleted, during measurement with our technique, further confirms that the surface contribution is very small.

IV. CONCLUSION

In this paper, a new and simple technique for measuring generation lifetime in MOSFET's fabricated on SOI is presented. Transient subthreshold current is measured, from which τ_g can be determined easily without any numerical analysis. Its usefulness has been experimentally demonstrated and proven to provide very sensitive results as a function of different SOI materials. Lifetime mapping on SIMOX wafers and BESOI wafers shows a lifetime variation of $\pm 10\%$ across a 4-in wafer.

REFERENCES

- [1] D. Ioannou, S. Cristoloveanu, M. Mukherjee, and B. Mazhari, "Characterization of carrier generation in enhancement-mode SOI MOSFET's," *IEEE Electron Device Lett.*, vol. 11, p. 409, Sept. 1990.
- [2] N. Yasuda, K. Taniguchi, C. Hamaguchi, Y. Yamaguchi, and T. Nishimura, "New carrier lifetime measurement method for fully depleted SOI MOSFET's," *IEEE Trans. Electron Devices*, vol. 39, p. 1197, May 1992.
- [3] S. Sinha, A. Zaleski, and D. Ioannou, "Investigation of carrier generation in fully depleted enhancement and accumulation mode SOI MOSFET's," *IEEE Trans. Electron Devices*, vol. 41, p. 2413, Dec. 1994.
- [4] P. Barth and J. Angell, "A dual-gate deep-depletion technique for generation lifetime measurement," *IEEE Trans. Electron Devices*, vol. 27, p. 2252, Dec. 1980.
- [5] D. Vu and J. Pfister, "Determination of minority-carrier generation lifetime in beam-recrystallized silicon-on-insulator structure by using a depletion-mode transistor," *Appl. Phys. Lett.*, vol. 47, no. 9, p. 950, 1985.
- [6] S. Venkatesan, R. Pierret, and G. Neudeck, "A linear sweep technique for determining generation lifetimes in SOI MOSFET's," in *Proc. IEEE SOI Conf.*, 1992, p. 120.
- [7] S. Eaton and B. Lalevic, "The effect of a floating substrate on the operation of silicon-on-sapphire transistors," *IEEE Trans. Electron Devices*, vol. ED-25, pp. 907-912, Aug. 1978.
- [8] K. Kato and K. Tanaguchi, "Numerical analysis of switching characteristics in SOI MOSFET's," *IEEE Trans. Electron Devices*, vol. ED-33, p. 133, Jan. 1986.
- [9] H. K. Lim and J. Fossum, "Transient drain current and propagation delay in SOI CMOS," *IEEE Trans. Electron Devices*, vol. ED-31, p. 1251, Sept. 1984.
- [10] H. C. Shin, I.-S. Lim, M. Racanelli, M. W. Huang, J. Foerstner, B.-Y. Hwang, J. Whitfield, H. Shin, T. Wetteroth, S. Hong, S. R. Wilson, and S. Cheng, "Transient behaviors in partially depleted thin film SOI devices," in *Proc. IEEE SOI Conf.*, 1995, pp. 4-5.
- [11] D. K. Schroder, "Bulk and optical generation parameters measured with the pulsed MOS capacitor," *IEEE Trans. Electron Devices*, vol. ED-19, p. 1018, Sept. 1972.
- [12] J. S. Kang and D. K. Schroder, "The pulsed MIS capacitor," *Phys. Status Solidi (a)*, vol. 89, p. 13, 1985.
- [13] Muller and Kamins, *Device Electronics for Integrated Circuits*. New York: Wiley, 1986.
- [14] M. Racanelli, W. M. Huang, H. C. Shin, J. Foerstner, B.-Y. Hwang, S. Cheng, P. L. Fejes, H. Park, T. Wetteroth, S. Hong, H. Shin, and S. R. Wilson, "Controlling the device field edge to achieve a low power TFSOI technology," in *IEDM Tech. Dig.*, 1995, p. 885.